

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS FO Box 1430 Alexandria, Virginia 22313-1450 www.tepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/727,138	12/03/2003	Kaushik Saha	852463.406	5322
	7590 11/18/201 CTRONICS, INC.	EXAMINER		
MAIL STATIC	N 2346	DO, CHAT C		
1310 ELECTR CARROLLTO	ONICS DRIVE N. TX 75006	ART UNIT	PAPER NUMBER	
CHICALITO	., 111 70000		2193	
			NOTIFICATION DATE	DELIVERY MODE
			11/18/2010	ELECTRONIC

## Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

angie.rodriguez@st.com ip.us@st.com

## Advisory Action Before the Filing of an Appeal Brief

Application No. 10/727,138		Applicant(s)	
		SAHA ET AL.	
	Examiner	Art Unit	
	Chat C. Do	2193	

		Chat C. Do	2193	
	The MAILING DATE of this communication appe	ars on the cover sheet with the o	orrespondence addi	ress
THE R	EPLY FILED 25 October 2010 FAILS TO PLACE THIS A	PPLICATION IN CONDITION FOR	R ALLOWANCE.	
a a fo	he reply was filed after a final rejection, but prior to or on pplication, applicant must timely file one of the following pplication in condition for allowance; (2) a Notice of Appe or Continued Examination (RCE) in compliance with 37 C eriods:	eplies: (1) an amendment, affidavi	t, or other evidence, w with 37 CFR 41.31; or	hich places the (3) a Request
a) D	The period for reply expires 3 months from the mailing date	of the final rejection.		
b) [	The period for reply expires on: (1) the mailing date of this Ai no event, however, will the statutory period for reply expire la Examiner Note: If box 1 is checked, check either box (a) or (I MONTHS OF THE FINAL REJECTION, See MPEP 706.07(f	iter than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE	date of the final rejectio	n.
nave be under 3 set forth may rec	ons of time may be obtained under 37 CFR 1.136(a). The date en flied is the date for purposes of determining the period of extro 7 CFR 1.17(a) is calculated from (1) the expiration date of the in (b) above, if checked. Any reply received by the Office later locally any earned patent term adjustment. See 37 CFR 1.704(b). E OF APPEAL	on which the petition under 37 CFR 1.1: ension and the corresponding amount of hortened statutory period for reply origi	of the fee. The appropria nally set in the final Office	ite extension fee action; or (2) as
2. 🔲 T fi N	he Notice of Appeal was filed on A brief in compl ling the Notice of Appeal (37 CFR 41.37(a)), or any exter lotice of Appeal has been filed, any reply must be filed wi	sion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	
	<u>DMENTS</u>			
(	The proposed amendment(s) filed after a final rejection, ba	sideration and/or search (see NOT		cause
	c) They are not deemed to place the application in bett		lucing or simplifying th	ne issues for
(4	d) They present additional claims without canceling a c NOTE:	orresponding number of finally reje	ected claims.	
	The amendments are not in compliance with 37 CFR 1.12 Applicant's reply has overcome the following rejection(s):		mpliant Amendment (F	PTOL-324).
6. 🔲	Newly proposed or amended claim(s) would be all on-allowable claim(s).		imely filed amendmen	t canceling the
7. 🛛 I h T	For purposes of appeal, the proposed amendment(s): a) [ ow the new or amended claims would be rejected is prov 'he status of the claim(s) is (or will be) as follows: 'laim(s) allowed:		be entered and an ex	planation of
C	Claim(s) objected to:  Claim(s) rejected: 1-7.11-13.15-18.27-29 and 31-33.  Claim(s) withdrawn from consideration:			
	AVIT OR OTHER EVIDENCE			
_ b	he affidavit or other evidence filed after a final action, but ecause applicant failed to provide a showing of good and as not earlier presented. See 37 CFR 1.116(e).			
e	he affidavit or other evidence filed after the date of filing intered because the affidavit or other evidence failed to or howing a good and sufficient reasons why it is necessary	vercome <u>all</u> rejections under appea	l and/or appellant fails	to provide a
	The affidavit or other evidence is entered. An explanation EST FOR RECONSIDERATION/OTHER	n of the status of the claims after er	ntry is below or attache	ed.
	The request for reconsideration has been considered but See below.	does NOT place the application in	condition for allowand	ce because:
	Note the attached Information Disclosure Statement(s). ( Other:	PTO/SB/08) Paper No(s)		

/Chat C. Do/ Primary Examiner, Art Unit 2193 Part 11: the applicant argues in pages 4-10 for the drawings objection for the following: (1) the independent claims do not use the exact language about the examiner compliant/sobjection; (2) Figures 3-5 with their description would disclosed the limitations "each of the butterfly operations....un-nested computation loop" for all independent claims; and (3) it is unclear from the objection as what the examiner means by the contention that the floured not not only the structure of computing in independent claims.

The examiner respectfully submits that objection is reasonably maintained because the following (1) the examiner rewrote the language of the claims while objecting for clarification purposes, the exact concerned limitation language is "each of the butterfly operations in each stage in the second set of stages has a single, un-nested computation loop" (claim 1 and similar for other independent claims). The examiner does not see the relfection of the above limitations in Figures wherein Figures 4-5 are just showing the hardware structure of the multi-processor, but the Figures of multi-processor does not showing the limitations that "each of the butterfly operations ....un-nested computation loop". Further, the above limitations in the last amendment is not exactly the same as the original language as alledged by the applicant wherein the original language states that each of the "radix-2" butterfly operation employs a single radix-2 butterfly computation loop without employing nested loops (obviously the case since radix-2 operation is the lowest butterfly operation element which only require a single radix-2 butterfly computation to complete, thus it does not need additional computation or nested computation to complete the radix-2 butterfly operation beside a single radix-2 butterfly). However, the last amendment limitation "each of the butterfly operations in each stage...un-nested computation loop" tends to mean each of the plurality of the butterfly operations (as a group of butterfly operations) in each stage in the second set of the stages has a single, un-nested computation loop is not seen in the Figures or their description; (2) As previously mentioned. Figures 3-5 do not show the alleged limitation since the Figures only show the structure of the multi-processor, if the applicant insists that Figures 3-5 show the above limitations, then all the multi-processor (same architecture) would disclose the above limitations; and (3) similarly all the independent claims has similar (more or less) limitations as argued above in their independent claims and the examiner makes the similar objection. Generally, if the applicant acknowledges that the last amendment limitations "each of the bufferlfy operation....un-nested computation loop" has exact meaning as the original limitation "each radix-2...employing nested loops", then the examiner is more than happy to withdraw the Figure objection and the rejection under 112<sup>th</sup> 1st paragraph.

The applicant argues in pages 10-11 that the examiner has not considered the specific arguments and evidence in the form of a declaration wherein the original claim 2 discloses a specific manner of distributing the remaining stages of the butterfly operations among the processors in an un-nested loop and further ones ordinary skill in the art would understand what is intended and know how to carry it out the argued intractions.

The examiner respectfully submits that the previous responses (including above) would reasonbly address this specific argument wherein as part of the specification the original claim 2 only mentions how the butterfly operations are assigned to the processors in the multiprocessor, but it does not mention anything about the language of feach of the butterfly operations in each .....unnested computation loop". Again, the applicant merely argues that by doing this structure would enable this limitation/feature without providing claticons within the original specification with reflecting the argued limitation language. Further ones ordinary skill in the art would know individually the term single unnested computation loop, but ones may not know how to perform each of the (plurality/group) butterfly operations in each stage in the second set of the stages has a sincle. un-nested computation loop.

The applicant argues in pages 22-24 mainly for all independent claims that the cited secondary reference by Jaber fails to disclose the limitation distributing the plurality of butterfly operations... among the parallel processor's as more or less limitation is nall the independent claims since Jaber requires N/2P out of N/2 coefficients are needed by the coopsource of Jaber all of the time and the entire set is needed by the combinational phase thus the states of Jaber have data interdependencies among the processors.

The examine respectfully submits that feature is clearly seen in Figures 8-9 and col. 7 lines 30-37 wherein the citation specifically mentions that there is not data communicated in between the processors wherein the memory 304 is the coefficient memory not the data memory or result data of the computation. Thus, Jaber clearly discloses the data non-interdependency among processors.

The applicant argues in pages 25-28 as the new matter introduced into the amendment since the alleged limitations appears to be the limitations cited in original independent claim.

The examiner respectfully submits that the above limitations in the last amendment is not exactly the same as the original language as alledged by the applicant wherein the original language states that each of the "radix-2" butterfly operation enjoys a single radix-2 butterfly computation loop without employing nested loops (obviously the case since radix-2 operation is the lowest butterfly operation element which only require a single radix-2 butterfly operation less on resetd computation to complete, thus it does not need additional computation on rested computation to expelle the radix-2 butterfly). However, the last amendment limitation "each of the butterfly operations in each stage, un-nested computation loop" tends to mean each of the plurality for the butterfly operations in each stage, un-nested computation loop is not seen in the Figures or their description. Generally, if the applicant acknowledges that the last amendment limitation "each of the pure of the plurality operation. "un-nested computation loop" has exact meaning as the original limitation "each radix-2....employing nested loops", then the examiner is more than happy to withdraw the new matter rejection/objection.